



Nebula (Coffee Lake-H) Block Diagram

Vinafix.com





- 01.BLOCK DIAGRAM
- 02.SIGNAL & RESET MAP
- 03.POWER_FLOW_CHART
- 04.CHANGE_HISTORY
- 05.SMBus_&_I2C_Flow
- 06.GPU_Power_flow_&_sequence
- 07.POWER_SEQUENCE
- 08.CPU_DDI/EDP
- 09.CPU_DDR4_CHA
- 10.CPU_DDR4_CHB
- 11.CPU_DMI/PEG
- 12.CPU_MISC
- 13.CPU_VSS
- 14.CPU_POWER
- 15.CPU_DECOUPLING
- 16.XXX
- 17.DDR4_SO-DIMM0
- 18.DDR4_SO-DIMM1
- 19.DDR4_DECOUPLING
- 20.PCH_DMI_PCIE_USB_SATA(1-8)
- 21.PCH_SATA/PCIe(2-8)
- 22.PCH_ESPI/SPI/FAN/HOST(3-8)
- 23.PCH_AUDIO/CL/I2C/UART(4-8)
- 24.PCH_SML/I2C/MISC(5-8)
- 25.PCH_CLOCK(6-8)
- 26.PCH_VCC/PLL(7-8)
- 27.PCH_VSS(8-8)
- 28.Alpine-Ridge--controller
- 29.Alpine-Ridge--Power
- 30.TYPE-C_PD1
- 31.M.2_PCIE_X4_#1
- 32.M.2_PCIE_X4_#2
- 33.M.2_WLAN_KEY-E
- 34.EC_MEC1416
- 35.SATA_HDD/KeyBoard
- 36.POWER_SENSE_MAX34417
- 37.Enhance_LCD_BIST_&_MBIS
- 38.USB_CONN_&_POWER
- 39.SENSOR
- 40.AUDIO_AL3254
- 41.SPEAKER_CONN
- 42.TPM
- 43.SM_BUS_&_SPI_ROM
- 44.Other_CONN
- 45.ACAV_IN
- 46.LID_Open_PWR_ON
- 47.PCB_&_Label_&_Screw
- 48.eDP_CON
- 49.ClickPad
- 50.XXX
- 51.HDMI_2.0--LSPCON
- 52.GPU_PCIE
- 53.GPU_FRAME_BUFFER
- 54.GPU_XTAL
- 55.GPU_HDMI
- 56.GPU_GPIO_STRAP
- 57.GPU_Power_GND
- 58.GDDR5_256M_x32bit_A
- 59.GDDR5_256M_x32bit_B
- 60.GPU_XXX
- 61.GPU_XXX
- 62.GPU_XXX
- 63.GPU_XXX
- 64.GPU_XXX
- 65.GPU_XXX
- 66.GPU_XXX
- 67.GPU-POWER_Sequence
- 68.DC_IN
- 69.Charger
- 70.VR_CONTROLLER
- 71.Vcore_Driver-1
- 72.Vcore_Driver-2
- 73.VccGT_Driver
- 74.VccSA_Driver
- 75.Vcore_&_VccGT_CAP
- 76.+1P05VSB/+2P5VPP
- 77.+1P2V_DUAL_&_+VTTDDR
- 78.+3P3VSB_+5VSB
- 79.+VCCIO_+1P8VSB
- 80.Load_switch_1
- 81.Load_switch_2
- 82.+NVVDD_Controller
- 83.XXXX
- 84.XXXX
- 85.XXXX
- 86.+FBVDDQ
- 87.+1P0V_GPU/+1P8V_GPU
- 88.GPU_POWER_CAP
- 89.GPU_POWER_DISCHARGE



[illegible]






Vinafix.com





To Apline ridge

Swap DDI1 & DDI2
2018/06/21 Christopher_Jian

HDMI


18 M_CHB_DQ[0..63]



Signal Group	Region	Layer Route	Reference	Via Count	Trace Width (mils)	Target Impedance (Ω)			Min Trace Spacing (mils)			Max Length (mils)			R (Ω±1%) C (pF)	Notes
						Diff	Single Ended	Tolerance (%)	Diff	Group	Group to Group [1]/[2]	Byte [1]/[2]	Region	Breakout [1,2]		
RCOMP [0]	M	MS	VSS	2	12-15					20	25/25				500	121
RCOMP [1]	M	MS	VSS	2	12-15					20	25/25				500	75
RCOMP [2]	M	MS	VSS	2	12-15					20	25/25				500	100

Vinafix.com

GPU x 8



Note:
Trace width=5 mils ,Spacing=15mils
Max length= 600 mils.

PEG_RCOMP

20 DMI_RXP0 >>> D8
20 DMI_RXN0 >>> E8
20 DMI_RXP1 >>> E6
20 DMI_RXN1 >>> F6
20 DMI_RXP2 >>> D5
20 DMI_RXN2 >>> E5
20 DMI_RXP3 >>> J8
20 DMI_RXN3 >>> J9

U0800C

E25 D25	PEG_RXP[0] PEG_RXN[0]	PEG_TXP[0] PEG_TXN[0]	B25 A25
E24 F24	PEG_RXP[1] PEG_RXN[1]	PEG_TXP[1] PEG_TXN[1]	B24 C24
E23 D23	PEG_RXP[2] PEG_RXN[2]	PEG_TXP[2] PEG_TXN[2]	B23 A23
E22 F22	PEG_RXP[3] PEG_RXN[3]	PEG_TXP[3] PEG_TXN[3]	B22 C22
E21 D21	PEG_RXP[4] PEG_RXN[4]	PEG_TXP[4] PEG_TXN[4]	B21 A21
E20 F20	PEG_RXP[5] PEG_RXN[5]	PEG_TXP[5] PEG_TXN[5]	B20 C20
E19 D19	PEG_RXP[6] PEG_RXN[6]	PEG_TXP[6] PEG_TXN[6]	B19 A19
E18 F18	PEG_RXP[7] PEG_RXN[7]	PEG_TXP[7] PEG_TXN[7]	B18 C18
D17 E17	PEG_RXP[8] PEG_RXN[8]	PEG_TXP[8] PEG_TXN[8]	A17 B17
F16 E16	PEG_RXP[9] PEG_RXN[9]	PEG_TXP[9] PEG_TXN[9]	C16 B16
D15 E15	PEG_RXP[10] PEG_RXN[10]	PEG_TXP[10] PEG_TXN[10]	A15 B15
F14 E14	PEG_RXP[11] PEG_RXN[11]	PEG_TXP[11] PEG_TXN[11]	C14 B14
D13 E13	PEG_RXP[12] PEG_RXN[12]	PEG_TXP[12] PEG_TXN[12]	A13 B13
F12 E12	PEG_RXP[13] PEG_RXN[13]	PEG_TXP[13] PEG_TXN[13]	C12 B12
D11 E11	PEG_RXP[14] PEG_RXN[14]	PEG_TXP[14] PEG_TXN[14]	A11 B11
F10 E10	PEG_RXP[15] PEG_RXN[15]	PEG_TXP[15] PEG_TXN[15]	C10 B10


COFFEELAKE-H

B8 >>> DMI_TXP0 20
A8 >>> DMI_TXN0 20
C6 >>> DMI_TXP1 20
B6 >>> DMI_TXN1 20
B5 >>> DMI_TXP2 20
A5 >>> DMI_TXN2 20
D4 >>> DMI_TXP3 20
B4 >>> DMI_TXN3 20

GPU x 8


PEGATRON		Title : CPU_DMI/PEG	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula	Rev A00	
Date: Wednesday, March 27, 2019		Sheet 11 of 96	

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BCLKP BCLKN	100 MHz Differential bus clock input to the processor	I		Diff	H and S-Processor Line
CLK24P CLK24N	24 MHz Differential bus clock input to the processor	I		DIFF	
PCI_BCLKP PCI_BCLKN	100 Mhz Clock for PCI Express* logic	I		Diff	



Signal Name	Description
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> — 1 = (Default) Normal Operation; No stall. — 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> — 1 = Normal operation — 0 = Lane numbers reversed. • CFG[3]: Reserved configuration lane. • CFG[4]: eDP enable: <ul style="list-style-type: none"> — 1 = Disabled. — 0 = Enabled. • CFG[6:5]: PCI Express* Bifurcation <ul style="list-style-type: none"> — 00 = 1 x8, 2 x4 PCI Express* — 01 = reserved — 10 = 2 x8 PCI Express* — 11 = 1 x16 PCI Express* • CFG[7]: PEG Training: <ul style="list-style-type: none"> — 1 = (default) PEG Train immediately following RESET# de assertion. — 0 = PEG Wait for BIOS for training. • CFG[19:8]: Reserved configuration lanes.

Pin Name	Strap Description	Configuration (Default Value for Each Bit is 1 Unless Specified)	Default Value	✓
CFG[19:8]	Reserved configuration lands.			














Table 50-3. Decoupling Requirements for CFL H Processor


Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
VccGT	3x 47uF 0805		Place as close to the BGA as possible
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	
VccSA	2x 47uF 0805		
	2x 22uF 0603		
		7x 10uF 0402	
		1x 1uF 0201	
VDDQ		4x 22uF 0603	
		11x 10uF 0402	
VccIO		3x 10uF 0402	
		3x 0402 (placeholder)	Additional capacitors might be needed if the connectivity from BGA to capacitors is not adequate.



Reserve Page

PEGATRON		Title : XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 16 of 96	








+1P2V_DUAL

Change all 10u to 4.7u*2 for placement - 2017-1/4


close
CH A SO-DIMM



close
CH B SO-DIMM




close
CH A SO-DIMM




close
CH B SO-DIMM

Change all 1uF from 0402 package to 0201 for placement - 2017-1/4

Near SO-DIMM



+2P5V_VPP



close CH A SO-DIMM


close CH B SO-DIMM

DDR4 SODIMM Power Plane Decoupling



Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
		Placeholder	1x 10 μ F (0603)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 2.2 μ F (0402)	

PEGATRON		Title: DDR4_DECOUPLING	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 19 of 96	

CNL PCH-H Preliminary HSIO Lane Assignments



M.2 PCIe X4 #1



DMI


USB2.0

PCIE/USB/SATA

USB3.1

USB ID

USB2_VBUSSENSE




eSPI operates at 1.8V

Check SERIRQ & PIRQA volt level

Be careful on LPC/eSPI layout routing
eSPI clock/data mismatch < 500mil

Check GPP_A0 power well


GPP_G group, the operating voltage of a GPIO group having voltage configurability (3.3V or 1.8V) is selected by both connecting the corresponding power pin and setting the group-voltage-selection soft strap to the desired voltage. GPP_G group voltage is selected by setting the corresponding soft strap only.



If Deep Sx is supported, the EC/motherboard controlling logic must change SUSACK# to match SUSWARN# once the EC/motherboard controlling logic has completed the preparations discussed in the description for the SUSWARN# pin.

Pegatron Corp.		Engineer: EE	
Size Custom	Project Name Nebula		Rev A00
Date: <u>Wednesday, March 27, 2019</u>		Sheet <u>22</u> of <u>96</u>	

U2000E





GPP_B22/GSP11_MOSI

This Signal has a weak internal pull-down.

Offset 3410h:Bit 10




0: SPI

1: LPC



NOTE:

GPIO0_MOSI/GPP_B18
The signal has a weak internal pull-down.
0 = Disable "No Reboot" mode.
1 = Enable "No Reboot" mode
(PCH will disable the TCO Timer system reboot feature).



NOTE:
GPP_B14 / SPKR

0 = Disable "Top Swap" mode. (Default)
1 = Enable "Top Swap" mode.

NOTE:
GPP_H15/SML3ALERT#
External pull-up is required. Recommend 100K if pulled

NOTE:
GPP_H12/SML2ALERT#

This signal has a weak internal pull-down.
0 = Master Attached Flash Sharing (MAFS) enabled (Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.


**NOTE:**









CRB: 2.71Kohm

Refer to GND; NOT near switching noise; spacing 3x

Add a GND shield(Width>4 mils)

between XCLK_BIASREF and adjacent IO signals





- U2000G
- 7.169A
- PRIMARY_1P05
- D1
 - AF31
 - AG31
 - AE17
 - U28
 - U29
 - V27
 - V28
 - V30
 - V31
 - AA22
 - AA23
 - AB20
 - AB22
 - AB23
 - AB27
 - AB28
 - AB30
 - AD20
 - AD23
 - AD27
 - AD28
 - AD30
 - AF23
 - AF27
 - AF30
- VCCPRIM_1P05_21
- VCCPRIM_1P05_22
- VCCPRIM_1P05_19
- VCCPRIM_1P05_20
- VCCPRIM_1P05_15
- VCCPRIM_1P05_14
- VCCPRIM_1P05_23
- VCCPRIM_1P05_24
- VCCPRIM_1P05_25
- VCCPRIM_1P05_26
- VCCPRIM_1P05_27
- VCCPRIM_1P05_28
- VCCPRIM_1P05_29
- VCCPRIM_1P05_1
- VCCPRIM_1P05_2
- VCCPRIM_1P05_3
- VCCPRIM_1P05_4
- VCCPRIM_1P05_5
- VCCPRIM_1P05_6
- VCCPRIM_1P05_7
- VCCPRIM_1P05_8
- VCCPRIM_1P05_9
- VCCPRIM_1P05_10
- VCCPRIM_1P05_11
- VCCPRIM_1P05_12
- VCCPRIM_1P05_13
- VCCPRIM_1P05_16
- VCCPRIM_1P05_17
- VCCPRIM_1P05_18

- VCCPGPP
- VCCPGPPA
- VCCPGPPG_3P3
- VCCPGPPEF_1
- VCCPGPPEF_2
- VCCPGPPBC_1
- VCCPGPPBC_2
- VCCPGPPD
- VCCPGPPHK_1
- VCCPGPPHK_2
- SPI
- VCCSPI
- VCCPRIM_1P8
- VCCPRIM_1P8_1
- VCCPRIM_1P8_2
- VCCPRIM_1P8_3
- VCCPRIM_1P8_4
- VCCPRIM_1P8_5









- VCCAPLL_1P05
- VCCAPLL_1P05_1
- VCCAPLL_1P05_2
- VCCAPLL_1P05_3
- VCCAPLL_1P05_4
- VCCAPLL_1P05_5




- VCCDUSB_1P05
- VCCDUSB_1P05_1
- VCCDUSB_1P05_2
- VCCPRIM_MPHY_1P05
- VCCPRIM_MPHY_1P05
- VCCAMPHYPLL_1P05
- VCCAMPHYPLL_1P05_1
- VCCAMPHYPLL_1P05_2
- VCCAMPHYPLL_1P05_3

- VCCDPHY_1P24
- VCCDPHY_1P24_1
- VCCDPHY_1P24_2
- VCCDPHY_1P24_3
- VCCDPHY_1P24_4
- VCCDPHY_1P24_5
- VCCDPHY_1P24_4

- VCCA_BCLK_1P05
- VCCA_SRC_1P05_1
- VCCA_SRC_1P05_2
- VCCA_XTAL_1P05_1
- VCCA_XTAL_1P05_2
- VCCDSW_1P05_1
- VCCDSW_1P05_2
- VCCRTC_1
- VCCRTC_2

- VCCMPHY_SENSE
- VSSMPHY_SENSE
- DCPRTC_1
- DCPRTC_2










PEGATRON Title: **PCH_VSS_8-8**

Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 27 of 96	

Sheet **27** of **96**






40KHz LC Filter to reduce PW_VCC3V3 ripple


L (LQM18PNI0R0FHD) :
RDC < 0.20mH
IDC > 0.2A
C (GRM188R60J476ME15) :
Need to notice the capacitance at 3.3 Vdc

M.2 KEY-M SSD #1(SATA+PCIE X4)

PCIE/SATA SSD by BOM change 0.1uF/0.22uF




M.2 KEY-M SSD #1(PCIE X4)



PEGATRON Title: M.2_PCIEX4_#2	
Pegatron Corp. Engineer: EE	
Size B	Project Name Nebula
Date: Wednesday, March 27, 2019	Rev A00
Sheet 32 of 96	


WLAN




RF 建議

21 CNV_BRI_RSP_UART0_RXD << R3307 1 2 220Ωm CNV_BRI_RSP_UART0_RXD_CON
21 CNV_RGL_UART0_CTS_N << R3311 1 2 220Ωm CNV_RGL_UART0_CTS_N_CON


20180809 by Charlie
Add level shifter circuit.
20180810 by Charlie
Change level shifter circuit.



M.2 KEY-E WLAN



Remark: 1. NC is not connected; YES is connected.
2. Pin54 is BT_DISABLE_L; Pin56 is WLAN_DISABLE_L.
3. Pin 20,22,32,34 and 36 are GPIO and have internal pull up(QCA6174A?), Suggest platform NC those pins.
4. Pin44, 46, 48, QCA suggest platform to NC.
5. Pin17 and 19 suggest reserve test point at platform side.



PEGATRON Title: M.2 WLAN KEY-E

Pegatron Corp. Engineer: EE

Size C Project Name Nebula Rev A00

Date: Wednesday, March 27, 2019 Sheet 33 of 95

Pull Up



EC Power

eSPI Strap

CR_STRAP	BSS_STRAP	Source
0	X	Use 3.3V Private SPI
1	0	Use eSPI Flash Channel
1	1	Use 3.3V Shared SPI



Note:
If the eSPI Flash Channel is used for booting, the GPIO123/SHD_CS# pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel.
If the SHD_SPI port is used for booting, then any unused GPIO may be used for RSMRST#.

GPIO123/SHD_CS# [R8S_STRAP]







debug test point
placement together
bottom side

HOST_DEBUG_TX	1	O3404	TPC26T_50	NOBOM
ICSP_CLK	1	O3406	TPC26T_50	NOBOM
ICSP_DAT	1	O3405	TPC26T_50	NOBOM
ICSP_CLK	1	O3407	TPC26T_50	NOBOM
+3P3VSB_EC	1	O3409	TPC26T_50	NOBOM



Imax:12.5mA




U3400 正確編號為 0638-008K0DE
EMBEDDED CONTR. MEC1418-NU-D0

BOARD_ID(GPIO155)	PULL-LOW RES	PULL-HIGH RES	VOLTAGE
X00	100.0K	10.0K	3.000
X01	100.0K	17.8K	2.801
X02	100.0K	27.0K	2.598
X03(reserve)	100.0K	37.4K	2.402
A00	100.0K	49.9K	2.201
A01	100.0K	64.9K	2.001
A02	100.0K	82.5K	1.809
A03	100.0K	107K	1.594
Reserve	100.0K	154K	1.299
Reserve	100.0K	200K	1.100
Reserve	100.0K	TBD	0.900
Reserve	100.0K	TBD	0.700
Reserve	100.0K	TBD	0.500
Reserve	100.0K	TBD	0.300


MODEL_ID(GPIO153)	PULL-LOW RES	PULL-HIGH RES	VOLTAGE
H62+UMA	100.0K	10.0K	3.000
H62+UMA	100.0K	17.8K	2.801
H62+N17P-GO	100.0K	27.0K	2.598
H62+N17P-GO	100.0K	37.4K	2.402
H62+N17P-GO-K1	100.0K	49.9K	2.201
H62+N17P-GO-K1	100.0K	64.9K	2.001
H62+N18P-GO	100.0K	82.5K	1.809
H62+N18P-GO	100.0K	107K	1.594
Reserve	100.0K	154K	1.299
Reserve	100.0K	200K	1.100
Reserve	100.0K	TBD	0.900
Reserve	100.0K	TBD	0.700
Reserve	100.0K	TBD	0.500
Reserve	100.0K	TBD	0.300

KB BL Conn



Vinafix.com


KB Conn



VCC : +5V
LED Vf : 2.7~3.1V


	Min(LED Vf : 3.1V)	Max(LED Vf : 2.7V)
Power consumption	271.09 mA	401.1mA

NOTES: Buckle Golden Sample - LED Bin
Luminous Intensity Bin : S4
Chromaticity Coordinates of Bin Code A1




34.35 KSO15	C3500	2	100PF/50V
34.35 KSO14	C3501	2	100PF/50V
34.35 KSO13	C3502	2	100PF/50V
34.35 KSO12	C3503	2	100PF/50V
34.35 KSO11	C3504	2	100PF/50V
34.35 KSO10	C3505	2	100PF/50V
34.35 KSO9	C3506	2	100PF/50V
34.35 KSO8	C3507	2	100PF/50V
34.35 KSO7	C3508	2	100PF/50V
34.35 KSO6	C3509	2	100PF/50V
34.35 KSO5	C3510	2	100PF/50V
34.35 KSO4	C3511	2	100PF/50V
34.35 KSO3	C3512	2	100PF/50V
34.35 KSO2	C3513	2	100PF/50V
34.35 KSO1	C3514	2	100PF/50V
34.35 KSO0	C3515	2	100PF/50V
34.35 KSO15	C3516	2	100PF/50V
34.35 KSO14	C3517	2	100PF/50V
34.35 KSO13	C3518	2	100PF/50V
34.35 KSO12	C3519	2	100PF/50V
34.35 KSO11	C3520	2	100PF/50V
34.35 KSO10	C3521	2	100PF/50V
34.35 KSO9	C3522	2	100PF/50V
34.35 KSO8	C3523	2	100PF/50V
34.35 KSO7	C3524	2	100PF/50V
34.35 KSO6	C3525	2	100PF/50V
34.35 KSO5	C3526	2	100PF/50V
34.35 KSO4	C3527	2	100PF/50V
34.35 KSO3	C3528	2	100PF/50V
34.35 KSO2	C3529	2	100PF/50V
34.35 KSO1	C3530	2	100PF/50V
34.35 KSO0	C3531	2	100PF/50V
34.35 KSO15	C3532	2	100PF/50V

SATA HDD



POWER SENSE MAX34417




PEGATRON Title: **POWER_SENSE_MAX34417**

Pegatron Corp. Engineer: **EE**

Size B	Project Name Nebula	Rev A00
-----------	-------------------------------	------------



Date: **Wednesday, March 27, 2019** Sheet **36** of **96**

LCD BIST




Vinafix.com


USB3.1 TypeA Port1 & Reapeater (Right side)




USB3.1 TypeA Port2 & Reapeater (Right side)



Free Fall Sensor



Thermal Sensor



TEMPERATURE (°C)		T_CRIT				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

PEGATRON

Title : **SENSOR**

Pegatron Corp.

Engineer: **EE**

Size

Project Name

Rev

Custom


Nebula

A00

Date: **Wednesday, March 27, 2019**

Sheet **39** of **96**

AUDIO CODEC- ALC3254-CG



Power Rail	Voltage	Current (max)	Remark
PVDD1	5.0V	1.5A	4ohm speaker
PVDD2	5.0V	1.5A	4ohm speaker
AVDD1	5.0V	20mA	If Line2-in (PORT 1B) not in use
AVDD1	5.0V	120mA	If Line2-in (port 1B) need to support output with headphone amp.
AVDD2	1.8V	20mA	
CPVDD	1.8V	300mA/150mA/80mA	6ohm/16ohm / 32ohm headphone loading
DVDD	3.3V	10mA	
DVDD-IO	3.3 ~ 1.5V	10mA	

OMTP/CTIA headset, Headphone, Line-Out, Microphone input, Line input.


Below figures are 4-pole jack plugged to the combo phone jack, we could see that right figure's HP-JD pins(#5/#6) attached to HP-L(#1), that imply headset jack has to be fully plugged to make HP JD trigger. This kind of connector will significantly decrease the chance of wrong judgment. Below left figure is not the recommended phone-jack, because its HP-JD(#3/#4) attached to HP right channel.

PCB trace width of Mic1-R/Mic1-L(SLEEVE/RING2) are required at least 40 mil for HP crosstalk consideration, and its length should be as short as possible.

FB1/FB2 should choose DC resistance (R_{dc}) < 30mOhm to get the best audio performance for HP crosstalk.


This image shows a detailed microstrip layout for a 3x3 microvia array on a 4-layer PCB. The central feature is a 3x3 grid of microvias, each with a diameter of 13 mils. The array is surrounded by a dense network of microstrip lines. Key features include:

- Analog Area:** Indicated by a yellow box on the right side of the array.
- Digital Area:** Indicated by a yellow box on the left side of the array.
- Moat:** A yellow box on the right side of the array, likely representing a moat or a specific layer transition.
- Pin 40, Pin 41, Pin 20, Pin 19:** Labels with arrows pointing to specific microstrip lines.
- Via = 13mil x 9:** A label indicating the dimensions of the microvias.
- Labels:** Various labels are present, including "107030", "171875", "A010", "14750", "A070", "A005", "1024100", "101970", "1000-0", "010", "GND", "10140", "10141", "10142", "10143", "10144", "10145", "10146", "10147", "10148", "10149", "10150", "10151", "10152", "10153", "10154", "10155", "10156", "10157", "10158", "10159", "10160", "10161", "10162", "10163", "10164", "10165", "10166", "10167", "10168", "10169", "10170", "10171", "10172", "10173", "10174", "10175", "10176", "10177", "10178", "10179", "10180", "10181", "10182", "10183", "10184", "10185", "10186", "10187", "10188", "10189", "10190", "10191", "10192", "10193", "10194", "10195", "10196", "10197", "10198", "10199", "10200", "10201", "10202", "10203", "10204", "10205", "10206", "10207", "10208", "10209", "10210", "10211", "10212", "10213", "10214", "10215", "10216", "10217", "10218", "10219", "10220", "10221", "10222", "10223", "10224", "10225", "10226", "10227", "10228", "10229", "10230", "10231", "10232", "10233", "10234", "10235", "10236", "10237", "10238", "10239", "10240", "10241", "10242", "10243", "10244", "10245", "10246", "10247", "10248", "10249", "10250", "10251", "10252", "10253", "10254", "10255", "10256", "10257", "10258", "10259", "10260", "10261", "10262", "10263", "10264", "10265", "10266", "10267", "10268", "10269", "10270", "10271", "10272", "10273", "10274", "10275", "10276", "10277", "10278", "10279", "10280", "10281", "10282", "10283", "10284", "10285", "10286", "10287", "10288", "10289", "10290", "10291", "10292", "10293", "10294", "10295", "10296", "10297", "10298", "10299", "10300", "10301", "10302", "10303", "10304", "10305", "10306", "10307", "10308", "10309", "10310", "10311", "10312", "10313", "10314", "10315", "10316", "10317", "10318", "10319", "10320", "10321", "10322", "10323", "10324", "10325", "10326", "10327", "10328", "10329", "10330", "10331", "10332", "10333", "10334", "10335", "10336", "10337", "10338", "10339", "10340", "10341", "10342", "10343", "10344", "10345", "10346", "10347", "10348", "10349", "10350", "10351", "10352", "10353", "10354", "10355", "10356", "10357", "10358", "10359", "10360", "10361", "10362", "10363", "10364", "10365", "10366", "10367", "10368", "10369", "10370", "10371", "10372", "10373", "10374", "10375", "10376", "10377", "10378", "10379", "10380", "10381", "10382", "10383", "10384", "10385", "10386", "10387", "10388", "10389", "10390", "10391", "10392", "10393", "10394", "10395", "10396", "10397", "10398", "10399", "10400", "10401", "10402", "10403", "10404", "10405", "10406", "10407", "10408", "10409", "10410", "10411", "10412", "10413", "10414", "10415", "10416", "10417", "10418", "10419", "10420", "10421", "10422", "10423", "10424", "10425", "10426", "10427", "10428", "10429", "10430", "10431", "10432", "10433", "10434", "10435", "10436", "10437", "10438", "10439", "10440", "10441", "10442", "10443", "10444", "10445", "10446", "10447", "10448", "10449", "10450", "10451", "10452", "10453", "10454", "10455", "10456", "10457", "10458", "10459", "10460", "10461", "10462", "10463", "10464", "10465", "10466", "10467", "10468", "10469", "10470", "10471", "10472", "10473", "10474", "10475", "10476", "10477", "10478", "10479", "10480", "10481", "10482", "10483", "10484", "10485", "10486", "10487", "10488", "10489", "10490", "10491", "10492", "10493", "10494", "10495", "10496", "10497", "10498", "10499", "10500", "10501", "10502", "10503", "10504", "10505", "10506", "10507", "10508", "10509", "10510", "10511", "10512", "10513", "10514", "10515", "10516", "10517", "10518", "10519", "10520", "10521", "10522", "10523", "10524", "10525", "10526", "10527", "10528", "10529", "10530", "10531", "10532", "10533", "10534", "10535", "10536", "10537", "10538", "10539", "10540", "10541", "10542", "10543", "10544", "10545", "10546", "10547", "10548", "10549", "10550", "10551", "10552", "10553", "10554", "10555", "10556", "10557", "10558", "10559", "10560", "10561", "10562", "10563", "10564", "10565", "10566", "10567", "10568", "10569", "10570", "10571", "10572", "10573", "10574", "10575", "10576", "10577", "10578", "10579", "10580", "10581", "10582", "10583", "10584", "10585", "10586", "10587", "10588", "10589", "10590", "10591", "10592", "10593", "10594", "10595", "10596", "10597", "10598", "10599", "10600", "10601", "10602", "10603", "10604", "10605", "10606", "10607", "10608", "10609", "10610", "10611", "10612", "10613", "10614", "10615", "10616", "10617", "10618", "10619", "10620", "10621", "10622", "10623", "10624", "10625", "10626", "10627", "10628", "10629", "10630", "10631", "10632", "10633", "10634", "10635", "10636", "10637", "10638", "10639", "10640", "10641", "10642", "10643", "10644", "10645", "10646", "10647", "10648", "10649", "10650", "10651", "10652", "10653", "10654", "10655", "10656", "10657", "10658", "10659", "10660", "10661", "10662", "10663", "10664", "10665", "10666", "10667", "10668", "10669", "10670", "10671", "10672", "10673", "10674", "10675", "106




PEGATRON		Title : <u>SPEAKER_CONN</u>	
Pegatron Corp.		Engineer: <u>EE</u>	
Size B	Project Name Nebula	Rev A00	
Date: <u>Wednesday, March 27, 2019</u>		Sheet <u>41</u>	of <u>96</u>



SMBUS




SPI ROM (Quad I/O Supported)




PEGATRON Title: SM_BUS/SPI_ROM	
Pegatron Corp. Engineer: EE	
Size B	Project Name Nebula
Date: Wednesday, March 27, 2019	Rev A00
Sheet 43 of 96	




RTC conn




eSPI DEBUG PORT




IO Connector




LED





ACAV_IN Circuit




Thermal CMP Circuit



POWER GOOD DETECTOR







PEGATRON Title : **LID_Open_Power_ON**

Pegatron Corp. **Engineer: EE**

Size B	Project Name Nebula	Rev A00
-----------	-------------------------------	------------


Date: **Wednesday, March 27, 2019** Sheet **46** of **96**

H4701 Thermal 要求修改 2018.10.25




For CPU

For GPU




MB TOP SIDE




PEGATRON		Title: Label_Screw	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula	Rev A00	
Date: Wednesday, March 27, 2019		Sheet 47 of 96	




Panel power



Supply max 2.5A




eDP CONNECTOR



PEGATRON Title: eDP_CONN.

Size	Project Name	Rev
C	Nebula	A00
Date: Wednesday, March 27, 2019	Sheet 46 of 95	



PEGATRON		Title: Click_Pad	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 49 of 96	

Reserve Page



PEGATRON		Title : XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 50	of 96

SPI

CSPIV: GPQ2/GPQ4: For debug purpose

RS146 1 NI 2 CEC, EN, GPQ4 RS147 1 NI 2 4.7KOhm 4.7KOhm

GPQ2 RS144 1 NI 2 4.7KOhm NI 2 4.7KOhm

GPQ0 RS142 1 NI 2 4.7KOhm NI 2 4.7KOhm

GPQ2: Firmware Initial Address, internal pull-up ~80k
S1 Start from Bank 7
from Bank 2 (default)

GPQ0: S1 pre-emphasis setting; internal pull up:
1. default, no pre-emphasis S1 pre-emphasis=2.5dB

GND




Figure 1 is a schematic diagram of the power supply section of the TMS320C6701. It shows three voltage regulators (VDDA1, VDDA2, VDDK12) connected to a +12V input. Each regulator has a 220nF input capacitor (LS113, LS114, LS117) and a 0.1uF output capacitor (C5136, C5137, C5151). The regulators are connected to ground (GND).

[illegible]




Table 5. H17 and H18 PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
PEX_DVDD Supply Rail						
GB4C-128, GB4D-128	1.0 µF	X65	0402 or 0201W	0	0	Under GPU
	0.47 µF	X65	0201W	12	0	Under GPU
	4.7 µF	X65	0603	0	2	Near GPU
	4.7 µF	X65	0603	3	0	Under GPU
	10 µF	X5R	0805	0	1	Midway between GPU and power supply
	10 µF	X5R	0805	3	0	Near GPU
	22 µF	X5R	0805	0	1	Midway between GPU and power supply
	22 µF	X65	0805	3	0	Near GPU
PEX_HVDD Supply Rail						
GB4C-128, GB4D-128	1.0 µF	X65	0402 or 0201W	0	4	Under GPU
	0.47 µF	X65	0201W	14	0	Under GPU
	4.7 µF	X65	0603	0	2	Near GPU
	4.7 µF	X65	0603	3	0	Under GPU
	10 µF	X5R	0805	0	2	Midway between GPU and power supply
	10 µF	X5R	0805	3	0	Near GPU
	22 µF	X5R	0805	0	1	Midway between GPU and power supply
	22 µF	X65	0805	2	0	Near GPU

Note:


- Design (e.g.) alternatively use two 0201W 0.47 µF X65 for each 0201W 1 µF.

Table 6. PEX PLLs Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
PEX_PLL_HVDD Supply Rail						
GB4C-128, GB4D-128	0.1 µF	X7R	0402	0	1	Under GPU
	0.47 µF	X65	0201W	1	0	Under GPU

Note:

- Decoupling for PEX_PLL_HVDD is merged with PEX_HVDD, and design may alternatively use two 0201W 0.47 µF X65 for each 0201W 1 µF.

[illegible]

GPU	Capacitor Type	Footprint	Parasitics	RIS	W7	Location
FPG001-11 Supply Rail for GDDR3						
GDDR-128	0.47 μ F	505	0.001102	2.4	0	Master GPU
GDDR-128	1 μ F	505	0.001102	0	12	Master GPU
			0.001102			
10 μ F	505	0.0003	4	4		Master GPU
10 μ F	505	0.0003	2	2		Slave GPU
22 μ F	505	0.0003	5			Slave GPU

NVIDIA N18P/N17P Co-Design
DA-08920-001_v01 P.17

```
FBVDDQ
Under GPU
1.0uF x12 (0402)
10uF x4 (0603)
Near GPU
10uF x2 (0603)
22uF x5 (0603)
```

Table 4. Frame Buffer PLLs Decoupling and Filtering

PLL PPU	Capacitor Type	Footprint	Population		Location
			H16	H17	
FB PLL Supply Rail for QDDR5					
GB4C-128,	0.1 μ F	X7R	0	3	Under GPU
GB4C-128,	0.47 μ F	X6S	0	0	Under GPU
GB4D-128	22 μ F	X5R	0	1	Near GPU
	32 μ F	X6S	1	0	Under GPU
	4.7 μ F	X6S	0	0	Near GPU
	4.7 μ F	X6S	2	0	Near GPU
Bead Type					

NVIDIA (N17P)
DA-0769-001_v05_P.31

FBA_PLL_AVDD(FBB_PLL)
Under GPU
0.1uF x3 (0402)
Near GPU
22uF x1 (0805)

Notes:

1. Design may alternatively use one 0201W 0.47 μ F X6S for each 0201W 1 μ F.

NVIDIA (N17P)

DA-07679-001_v05 P.31

FBA_PLL_AVDD/FBB_PLL)

Under GPU

0.1uF X3 (0402)
Near GPU

22uF x1 (0805)

30ohm x1 (ESR=0.01ohm)

XS_PLLVDD
Under GPU (Put at GPCPLL_AVDD side)
No capacitors


SP_PLLVDD/VID_PLVDD
Under GPU
0.1uF x2 (0402)


```

GPCPLL_AVDD
Under GPU
0.1uF    x1 (0402)
Near GPU
4.7uF    x1 (0603)
22 uF    x1 (0805)

```

Note:
1. Design may alternatively use one 0201W 0.47 μ F X6S for each 0201W 1 μ F.





NVIDIA N17P
DA-07679-001_v05 P.37
IFPCD_PLLVDD
Under GPU
0.1uF x2 (0402)







Table 7. IFPy_IOVDD Decoupling and Filtering

GPU	Type	Footprint	Population	N18	N17	Location
IFPy_IOVDD Supply Rails						
GB4C-128,	0.1 μ F	X7R 0402	0	6	6	Under GPU; 1 per ball
GB4D-128	0.47 μ F ¹	X6S 0201W	6	6	6	Under GPU; 1 per ball
	1.0 μ F ²	X6S 0402 or 0201W	6	3	3	Near GPU
	0.47 μ F ²	X6S 0201W	6	0	0	Near GPU
	4.7 μ F	X6S 0603	3	3	3	Near GPU
Bead Type						
	180 Ω @ 100 MHz (ESR=0.2 Ω)	0603	0	0	0	Near GPU

Note:
1. Design may alternatively use one 0201W 0.47 μ F X6S for each 0201W 1 μ F.
2. Design may alternatively use two 0201W 0.47 μ F X6S for each 0201W 1 μ F.

NVIDIA (N17P)
DA-07679-001_v05 P.36
IFPCD_PLLVDD
Under GPU
0.1uF x5 (0402)
Near GPU
4.7uF x3 (0603)
1uF x3 (0402)














Table 9. VDD_AON and VDD_Main Decoupling

GPU	Capacitor Type	Footprint	Population	N18	N17	Location
N17 VDD18 (N18 NC) Supply Rail						
GB4C-128	0.1 μ F	X7R	0402	1	2	Under GPU
GB4D-128	1.0 μ F	X6S	0603	1	1	Near GPU
1V8_AON Supply Rail						
GB4C-128	0.1 μ F	X7R	0402	0	2	Under GPU
GB4D-128	0.47 μ F	X6S	0603	4	0	Under GPU
	1.0 μ F	X6S	0603	0	1	Near GPU
	0.47 μ F	X6S	0201W	6	0	Near GPU
	4.7 μ F	X6S	0603	3	1	Near GPU

Note:
1. Design may alternatively use two 0201W 0.47 μ F X6S for each 0201W 1 μ F.




GDDR5 Mode H Mapping




GB2B-64	Ch0 0..31	GB4B-128	Ch1 32..63
GB4B-128	Ch0 0..31	GB4B-128	Ch1 32..63
GB4C-128	Ch0 0..31	GB4C-128	Ch1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3 BA3	CMD17	A3 BA3
CMD2	A2 BA0	CMD18	A2 BA0
CMD3	A4 BA2	CMD19	A4 BA2
CMD4	A5 BA1	CMD20	A5 BA1
CMD5	WE*	CMD21	WE*
CMD6	A7 A8	CMD22	A7 A8
CMD7	A6 A11	CMD23	A6 A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12 RFU	CMD25	A12 RFU
CMD10	A0 A10	CMD26	A0 A10
CMD11	A1 A9	CMD27	A1 A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*

NVIDIA (N17P)
DG-07875-001_v08 page.160

+FBVDDQ at DRAM Side
Under GPU
1uF x10 (0402)
10uF x4 (0603)
1uF x8 (0402)
Near GPU
10uF x2 (0603)



vinatix.com





DRAM M1

MEMORY : FBB Partition 31:0 (Normal)
MEMORY : FBB Partition 63:32 (Mirror)

GDDR5 Mode H Mapping


GB2B-64	GB4B-128	Ch0 0..31	GB2B-64	GB4B-128	Ch1 32..63
CMD0	CS*	CMD16	CS*		
CMD1	A3 BA3	CMD17	A3 BA3		
CMD2	A2 BA0	CMD18	A2 BA0		
CMD3	A4 BA2	CMD19	A4 BA2		
CMD4	A5 BA1	CMD20	A5 BA1		
CMD5	WE*	CMD21	WE*		
CMD6	A7 A8	CMD22	A7 A8		
CMD7	A6 A11	CMD23	A6 A11		
CMD8	ABI*	CMD24	ABI*		
CMD9	A12 RFU	CMD25	A12 RFU		
CMD10	A0 A10	CMD26	A0 A10		
CMD11	A1 A9	CMD27	A1 A9		
CMD12	RAS*	CMD28	RAS*		
CMD13	RST*	CMD29	RST*		
CMD14	CKE*	CMD30	CKE*		
CMD15	CAS*	CMD31	CAS*		

DRAM M1




DRAM M2

DRAM M2





Mirror

DRAM M2



NVIDIA (N17P)
DG-07875-001_v08 page.160
+FBVDDQ at DRAM Side
Under GPU
1uF x10 (0402)
10uF x4 (0603)
1uF x8 (0402)
Near GPU
10uF x2 (0603)

Note : At least 2 GND vias and 2 power vias for each decoupling capacitor



Vinafix.com



PEGATRON		Title : GPU_XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 60 of 96	

Vinafix.com



PEGATRON		Title : GPU_XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 61	of 96

Vinafix.com



PEGATRON		Title : GPU_XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 62	of 96

Vinafix.com



PEGATRON		Title : GPU_XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 63 of 96	

Vinafix.com




PEGATRON		Title : GPU_XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 64	of 96

Vinafix.com




PEGATRON		Title : GPU_XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 65	of 96




PEGATRON		Title : GPU_XXX	
Pegatron Corp.		Engineer: EE	
Size B	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet	66 of 96


1. 1V8_AON




2. 1V8_MAIN




3. 3V3_MAIN




4. NVVDD




5. PEX_VDD



6. FBVDDQ



BOARD GOOD



$$N : I_{in} = 130W / 19.5V = 6.667A$$

Modified on 7/12
EMI resolution
Follow Vulcan, remove all MLCC and TVS

Add 4 test point follow factory rule by 1/14

For 5X6 P-MOSFET
 $R_{ds,on} = 4.1\text{m ohm @ } V_{gs} = 10\text{V}$
 $R_d = 6.67 \times 2 \times 4.1\text{m} \times 1.4 = 255.3\text{mW}$

For 3X3 N-MOSFET
 $R_{ds,on} = 11.5\text{m ohm @ } V_{gs} = 10\text{V}$
 $R_d = 6.67^2 \times 11.5\text{m} \times 1.4 = 716.3\text{mW}$


6/28 Change to 805 Pool

2018/11/05 X01 Change D6801 from
07T030000016 to 07X110251250 (follow
Loki/Armani)

Battery Protection Circuit

PEGATRON		Title : DC_IN	
Pegatron Corp.		Engineer: Chris_Tsang	
Size Custom	Project Name Nebula		R AC
Date: Wednesday, March 27, 2019		Sheet	68 of 96

Power Path need to satisfy 180W ADP
180W/9.73A
130W/7.03A



8/9 Layout requirement
Need to add ground via beside the ground pad

Modified on 7/23
for PCB area limitation

Modified on 6/1

Modified on 7/12
EMI solution follow Vulcan
90W/9V/85%/1.5A = 7.84 pcs
=> 8 pcs

VCORE H62
I_{max}=128A
TDC=80A

VCORE H82
I_{max}=140A
TDC=86A

F_{sw} = 500kHz
I_{in} = 10.19A
E_{ff}=84.32%
H/S=1.1944W
L/S=1.7054W
DC_LL: 1.8mohm

F_{sw} = 500kHz
I_{in} = 11.76A
E_{ff}=83.43%
H/S=1.2774W
L/S=1.8874W
DC_LL: 1.8mohm

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **Vcore Driver-1**

Engineer: **Chris Tseng**

Size Project Name **Nebula** Rev A00

Date: Wednesday, March 27, 2019 Sheet 71 of 96


OWNER	+VCORE OC Point	Low Limit	High Limit
	167.94A -- 100% 251.91A -- 150%	78.44A	L= 0.08uH @ 80A (Per Choke)
	167.94A -- 100% 251.91A -- 150%	78.44A	L= 0.08uH @ 80A (Per Choke)

$$I_{Low Limit} = I_{DVID} + I_{o_Cout}$$

$$= 26A + (30mV/uS) * 1748uF$$


$$= 78.44A$$

Controller will shut down after 50uS when 184.99A ≤ I_{out} < 277.49A
Controller will shut down immediately when I_{out} trigger 277.49A



OWNER	+VCCSA OC Point	Low Limit	High Limit
	18.96A @ DCR=4.2mΩ (Worst) 19.91A @ DCR=4mΩ (Typ.)	12.95A	L= 0.3uH @ 27A
	18.96A @ DCR=4.2mΩ (Worst) 19.91A @ DCR=4mΩ (Typ.)	12.95A	L= 0.3uH @ 27A

$$I_{Low\ Limit} = I_{DVID} + I_{o_Cout} = 5A + (30mV/uS) * 265uF = 12.95A$$








VCCSA Output CAP

$$22uF/6.3V * 12 (I)$$

$$22uF/6.3V * 8 (NI)$$

PEGATRON DT-MB RESTRICTED SECRET


PEGATRON		Title : VccSA Driver	
Pegatron Corp.		Engineer: Chris_Tseng	
Size Custom	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 74 of 96	



VCCGT Output CAP
 330uF/2V/H=2mm * 2 (I)
 22uF * 22 (I)
 22uF * 6 (NI)


PEGATRON		Title : Vcore & VccGT CAP	
Pegatron Corp.		Engineer: Chris_Tseng	
Size Custom	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet 75 of 96	

EE need to check sequence and MLCC size



+1P05VSB
 $I_{max} = 8.575A$
 $TDC = 6A$
 $I_{in} = 0.86A @ 81\% \text{ Efficiency} / V_{in}=9V$
 $F_{sw} = 400KHz$
 $\Delta I_L = 2.42A @ V_{in}=13.2V$


EE need to check sequence and MLCC size



+2P5V_VPP
 $I_{max} = 0.378A$
 $TDC = 0.265A$
 $I_{in} = 0.211A @ 95\% \text{ Efficiency}$
 $F_{sw} = 1MHz$
 $\Delta I_L = 0.275A$
 $OCL=4A$

Owner	+2P5V_VPP	Low Limit	High limit
	4.0A	N/A	0.66uH @ 6A
	4.0A	N/A	0.66uH @ 6A

※ OC point is based on peak inductor current



RDS(ON)=2.1mΩ(25℃) -AON6992
RDS(ON)=2.5mΩ(105℃) -AON6992

Owner		Low Limit	High limit
Wilson	25.7A @25°C 21.9A @105°C	N/A	0.7uH @ 26A
		N/A	

Modified on 7/12
EMI solution follow Vulcan
 $5.58A / (3A/2) = 3.72 \text{ pcs} \Rightarrow 4 \text{ pcs}$

Modified on 7/12
EMI solution follow Vulcan

Modified on 7/23
for PCB area limitation

Modified on 5/28% 6/1

Modified on 5/23


Modified on 5/23

Modified on 5/23

Modified on 6/1

Modified on 5/23

Modified on 5/23




RDS(ON)=7.0mΩ(25°C) - SI2340DT-T1-GE3
RDS(ON)=9.8mΩ(25°C) - SI2340DT-T1-GE3

Owner	+5VSB OC point	Low Limit	High Limit
Wilson	18.21A @25°C 12.84A @105°C	N/A	0.7uH @ 26A
		N/A	

RDS(ON)=7.0mΩ(25°C) - SI2340DT-T1-GE3
RDS(ON)=9.8mΩ(25°C) - SI2340DT-T1-GE3

Owner	+3P3VSB OC point	Low Limit	High Limit
Wilson	20.52A @25°C 14.47A @105°C	N/A	0.7uH @ 26A
		N/A	


EE need to check sequence and MLCC size



+VCCST
 $I_{max} = 0.21A$
 $TDC = 0.147A$
 $RDS(ON) = 9.5m\ \Omega$
 $Pd = 0.287mW$
 $Vdrop = 2.8mV$

+VCCSTG
 $I_{max} = 0.02A$
 $TDC = 0.014A$
 $RDS(ON) = 9.5m\ \Omega$
 $Pd = 0.002mW$
 $Vdrop = 0.266mV$


EE need to check sequence and MLCC size



+3P3V
 $I_{max} = 1.6A$
 $TDC = 1.12A$
 $RDS(ON) = 24m\ \Omega$
 $Pd = 42mW$
 $Vdrop = 53.76mV$


+3P3V_ORG
 $I_{max} = 0.24A$
 $TDC = 0.168A$
 $RDS(ON) = 24m\ \Omega$
 $Pd = 1.94mW$
 $Vdrop = 8mV$


EE need to check sequence and MLCC size



+3P3V_SSD
 $I_{max} = 4A$
 $TDC = 2.6A$
 $RDS(ON) = 24m\ \Omega$
 $Pd = 263.4mW$
 $Vdrop = 134.4mV$

+3P3V_GPU
 $I_{max} = 0.07A$
 $TDC = 0.049A$
 $RDS(ON) = 24m\ \Omega$
 $Pd = 0.08mW$
 $Vdrop = 2.35mV$





PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : +NVDD Driver /Cap


Pegatron Corp.		Engineer: <i>Chris Tseng</i>	
Size Custom	Project Name Nebula	Rev A00	
Date: <i>Wednesday, March 27, 2019</i>		Sheet	83 of 96

Vinafix.com



Vinafix.com





67 +1P8VA_GPU_EN

67,89 1V8_MAIN_EN

PR8720 1 24.9KOhm 2

PR8723 1 8.2KOhm 2 1%

+1P8VA_GPU_EN_A

+1P8V_GPU_EN_A


/dGPU PC8731

0.1uF/6.3V

XSR+/-10% 0201

GND

X01 11/6




Vinafix.com

+NVVDD Output CAP(with +NVVDDS merged)


Vinafix.com

330uF/2V/H=2mm * 4 (I)
330uF/2V/H=2mm * 1 (NI)

Modified on 2019/1/22



Modified on 6/1



+FBVDDQ Output CAP

330uF/2V/H=2mm * 1 (I)
330uF/2V/H=2mm * 1 (NI)


Vinafix.com

PEGATRON		Title : GPU_POWER_CAP	
Pegatron Corp.		Engineer: Chris_Tseng	
Size Custom	Project Name Nebula		Rev A00
Date: Wednesday, March 27, 2019		Sheet	88 of 96


GPU POWER DISCHARGE

Vinafix.com


NVDD DISCHARGE




1P0V DISCHARGE




FBVDDQ DISCHARGE



1P8VA_GPU DISCHARGE



1P8V_GPU DISCHARGE




Vinafix.com

A01 IO CONN & Hall Sensor

Vinafix.com




IO Connector



IO Connector Pin Define

1	RING2_IO	21	IO_USBP3
2	RING2_IO	22	IO_USBN3
3	SLEEVE_IO	23	GND_IO
4	SLEEVE_IO	24	IO_USBN6
5	AGND_IO	25	IO_USBP6
6	HPOUT_JD_IO	26	GND_IO
7	HPOUT_L_IO	27	IO_USBN9
8	AGND_IO	28	IO_USBP9
9	HPOUT_R_IO	29	IO_FPR_SCAN#
10	AGND_IO	30	IO_HALL_ON1#
11	IO_USB_EN#	31	+VRTC_BATT_IO
12	IO_USB_OC3#	32	+3P3VSB_IO
13	IO_PWR_BTN#	33	+3P3VA_IO
14	GND_IO	34	NC
15	IO_USB3_TX_P3	35	+3P3V_IO
16	IO_USB3_TX_N3	36	+3P3V_IO
17	GND_IO	37	NC
18	IO_USB3_RX_P3	38	+5VSB_IO
19	IO_USB3_RX_N3	39	+5VSB_IO
20	GND_IO	40	+5VSB_IO

Hall Sensor






For Power button standoff
11/09 Change to 1308-00W8000



Vinafix.com

A02 Card_reader_RTS5144-GR


Vinafix.com



POWER




card lock	SD_WP pin high
card unlock	SD_WP pin low




A03 USB3.1 TypeA Port1 & Repeater (IO Board)


Vinafix.com

I_{max}: 105mA





A05 AUDIO JACK



GLOBAL HEADSET CONNECTOR



OMTP/CTIA headset, Headphone, Line-Out, Microphone input, Line input.

Below figures are 4-pole jack plugged to the combo phone jack, we could see that right figure's HP-JD pins(#5/#6) attached to HP-L(#1), that imply headset jack has to be fully plugged to make HP JD trigger. This kind of connector will significantly decrease the chance of wrong judgment. Below left figure is not the recommended phone-jack, because its HP-JD(#3/#4) attached to HP right channel.

PCB trace width of Mic1-R/Mic1-L(SLEEVE/RING2) are required at least 40 mil for HP crosstalk consideration, and its length should be as short as possible.

FB1/FB2 should choose DC resistance (Rdc) < 30mOhm to get the best audio performance for HP crosstalk.

Separate Analog and Digital GND plane




<Core Design>			
PEGATRON		Title : AUDIO JACK	
Pegatron Corp.		Engineer: Steven_Diau	
Size	Project Name	Rev	
A3	Nebula	A00	
Date: Wednesday, March 27, 2019		Sheet 95 of 96	

A06 Finger Print

2018.11.13_By Albert2


Customer demand

-> FP S3 state keep power on (S4 no power)





2018.11.05_By Albert2

Ref Armani design. Keep +3P3V_IO for optional



FPR CONNECTOR



<Core Design>

PEGATRON

Title : IO Conn

Pegatron Corp.

Engineer: Albert2_Liu

Size

Project Name

B

Nebula

Rev

A00

Date: Wednesday, March 27, 2019

Sheet 96 of 96